

ADVANCED INFORMATION MX29L3211

32M-BIT [4M x 8/2M x 16] CMOS SINGLE VOLTAGE PAGEMODE FLASH EEPROM

FEATURES

• 3.3V ± 10% write, erase and read

• Endurance: 10,000 cycles

• Fast random access time: 100ns/120ns

• Fast pagemode access time: 50ns

• Page access depth: 16 bytes/8 words

· Sector erase architecture

- 32 equal sectors of 64K word each

- Sector erase time: 200ms typical

· Auto Erase and Auto Program Algorithms

- Automatically erases any one of the sectors or the whole chip with Erase Suspend capability

- Automatically programs and verifies data at specified addresses

· Status Register feature for detection of program or

erase cycle completion

- Low VCC write inhibit is equal to or less than 1.8V
- Software data protection
- Page program operation
 - Internal address and data latches for 256 bytes/128 words per page
 - Page programming time: 5ms typical
- Low power dissipation
 - 50mA active current
 - 20uA standby current
- Two independently Protected sectors
- · Industry standard surface mount packaging
 - 44 pin SOP (500mil)
 - 48 TSOP(I)

GENERAL DESCRIPTION

The MX29L3211 is a 32-mega bit pagemode Flash memory organized as either 4M word x 8 or 2M byte x 16. The MX29L3211 includes 32 sectors of 64K words. MXIC's Flash memories offer the most cost-effective and reliable read/write non-volatile random access memory and fast page mode access. The MX29L3211 is packaged 44-pin SOP and 48-pin TSOP. It is designed to be reprogrammed and erased in-system or in-standard EPROM programmers.

The standard MX29L3211 offers access times as fast as 100ns, allowing operation of high-speed microprocessors without wait. To eliminate bus contention, the MX29L3211 has separate chip enable $\overline{\text{CE}}$, output enable $\overline{\text{OE}}$), and write enable $\overline{\text{WE}}$) controls.

MXIC's Flash memories augment EPROM functionality with in-circuit electrical erasure and programming. The MX29L3211 uses a command register to manage this functionality.

To allow for simple in-system reprogrammability, the MX29L3211 does not require high input voltages for programming. Three-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM.


MXIC Flash technology reliably stores memory contents even after 10,000 cycles. The MXIC's cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The MX29L3211 uses a 3.3V \pm 10% VCC supply to perform the Auto Erase and Auto Program algorithms.

The highest degree of latch-up protection is achieved with MXIC's proprietary non-epi process. Latch-up protection is proved for stresses up to 100 milliamps on address and data pin from -1V to VCC +1V.



PIN CONFIGURATIONS


44 SOP(500mil)



PIN DESCRIPTION

SYMBOL	PIN NAME
A0 - A20	Address Inputs
Q0 - Q14	Data Input/Output
Q15/A-1	Q15(Word mode)/LSB Address (Byte
	mode)
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
BYTE	BYTE/Word Mode Selection
VCC	Power Supply
GND	Ground Pin

48 TSOP (Normal Type)





BLOCK DIAGRAM








Table1.PIN DESCRIPTIONS

SYMBOL	TYPE	NAME AND FUNCTION
A0 - A20	INPUT	ADDRESS INPUTS: for memory addresses. Addresses are internally
		latched during a write cycle.
Q0 - Q7	INPUT/OUTPUT	LOW-BYTE DATA BUS: Input data and commands during Command Interface
		Register(CIR) write cycles. Outputs array, status and identifier data in the
		appropriate read mode. Floated when the chip is de-selected or the outputs
		are disabled.
Q8 - Q14	INPUT/OUTPUT	HIGH-BYTE DATA BUS: Inputs data during x 16 Data-Write operations.
		Outputs array, identifier data in the appropriate read mode; not used for status
		register reads. Floated when the chip is de-selected or the outputs are
		disabled
Q15/A -1	INPUT/OUTPUT	Selects between high-byte data INPUT/OUTPUT(BYTE = HIGH) and LSB
		$ADDRESS(\overline{BYTE} = LOW)$
CE	INPUT	CHIP ENABLE INPUTS: Activate the device's control logic, Input buffers,
		decoders and sense amplifiers. With $\overline{\text{CE}}$ high, the device is deselected and
		power consumption reduces to Standby level upon completion of any current
		program or erase operations. $\overline{\text{CE}}$ must be low to select the device.
ŌĒ	INPUT	OUTPUT ENABLES: Gates the device's data through the output buffers
		during a read cycle OE is active low.
WE	INPUT	WRITE ENABLE: Controls writes to the Command Interface Register(CIR).
		WE is active low.
BYTE	INPUT	BYTE ENABLE: BYTE Low places device in x8 mode. All data is then input
		or output on Q0-7 and Q8-14 float. AddressQ15/A-1 selects between the high
		and low byte. BYTE high places the device in x16 mode, and turns off the Q15/
		A-1 input buffer. Address A0, then becomes the lowest order address.
VCC		DEVICE POWER SUPPLY(3.3V ± 10%)
GND		GROUND



BUS OPERATION

Flash memory reads, erases and writes in-system via the local CPU . All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

Table 2.1 Bus Operations for Word-Wide Mode ($\overline{\text{BYTE}} = \text{VIH}$)

Mode	Notes	CE	ŌΕ	WE	A0	A 1	A9	Q0-Q7	Q8-Q14	Q15/A-1
Read	1	VIL	VIL	VIH	Χ	Χ	Χ	DOUT	DOUT	DOUT
Output Disable	1	VIL	VIH	VIH	Χ	Χ	Χ	High Z	High Z	HighZ
Standby	1	VIH	Χ	Χ	Χ	Χ	Χ	High Z	Hlgh Z	HighZ
Manufacturer ID	2,4	VIL	VIL	VIH	VIL	VIL	VID	C2H	00H	0B
Device ID	2,4	VIL	VIL	VIH	VIH	VIL	VID	F9H	00H	0B
Write	1,3	VIL	VIH	VIL	Χ	Χ	Χ	DIN	DIN	DIN

Table2.2 Bus Operations for BYTE-Wide Mode (BYTE = VIL)

Mode	Notes	CE	ŌĒ	WE	Α0	A 1	A9	Q0-Q7	Q8-Q14	Q15/A-1
Read	1	VIL	VIL	VIH	Χ	Χ	Χ	DOUT	HighZ	VIL/VIH
Output Disable	1	VIL	VIH	VIH	Χ	Χ	Χ	High Z	High Z	Х
Standby	1	VIH	Х	Χ	Χ	Χ	Χ	High Z	HIgh Z	Х
Manufacturer ID	2,4	VIL	VIL	VIH	VIL	VIL	VID	C2H	High Z	VIL
Device ID	2,4	VIL	VIL	VIH	VIH	VIL	VID	F9H	High Z	VIL
Write	1,3	VIL	VIH	VIL	Χ	Χ	Χ	DIN	High Z	VIL/VIH

NOTES:

- 1. X can be VIH or VIL for address or control pins.
- 2. A0 and A1 at VIL provide manufacturer ID codes. A0 at VIH and A1 at VIL provide device ID codes. A0 at VIH, A1 at VIH and with appropriate sector addresses provide Sector Protect Code.(Refer to Table 4)
- 3. Commands for different Erase operations, Data program operations or Sector Protect operations can only be successfully completed through proper command sequence.
- 4. VID = 11.5V- 12.5V.



WRITE OPERATIONS

Commands are written to the COMMAND INTERFACE REGISTER (CIR) using standard microprocessor write timings. The CIR serves as the interface between the microprocessor and the internal chip operation. The CIR can decipher Read Array, Read Silicon ID, Erase and Program command. In the event of a read command, the CIR simply points the read path at either the array or the silicon ID, depending on the specific read command given. For a program or erase cycle, the CIR informs the write state machine that a program or erase has been requested. During a program cycle, the write state machine will control the program sequences and the

CIR will only respond to status reads. During a sector/ chip erase cycle, the CIR will respond to status reads and erase suspend. After the write state machine has completed its task, it will allow the CIR to respond to its full command set. The CIR stays at read status register mode until the microprocessor issues another valid command sequence.

Device operations are selected by writing commands into the CIR. Table 3 below defines 32 Mbit flash family command.

TABLE 3. COMMAND DEFINITIONS

Command		Read/	Silicon	Page/Byte	Chip	Sector	Erase	Erase	Read	Clear
Sequence		Reset	ID Read	Program	Erase	Erase	Suspend	Resume	Status Reg.	Status Reg.
Bus Write		4	4	4	6	6	3	3	4	3
Cycles Req'd										
First Bus	Addr	5555H	5555H	5555H	5555H	5555H	5555H	5555H	5555H	5555H
Write Cycle	Data	AAH	AAH	AAH	AAH	AAH	AAH	AAH	AAH	AAH
Second Bus	Addr	2AAAH	2AAAH	2AAAH	2AAAH	2AAAH	2AAAH	2AAAH	2AAAH	2AAAH
Write Cycle	Data	55H	55H	55H	55H	55H	55H	55H	55H	55H
Third Bus	Addr	5555H	5555H	5555H	5555H	5555H	5555H	5555H	5555H	5555H
Write Cycle	Data	F0H	90H	A0H	80H	80H	ВОН	D0H	70H	50H
Fourth Bus	Addr	RA	00H/01H	PA	5555H	5555H			X	
Read/Write Cycle	Data	RD	C2H/F9H	PD	AAH	AAH			SRD	
Fifth Bus	Addr				2AAAH	2AAAH				
Write Cycle	Data				55H	55H				
Sixth Bus	Addr			_	5555H	SA	_		_	_
Write Cycle	Data				10H	30H				



TABLE 3. COMMAND DEFINITIONS

Command		Sector	Sector	Verify Sector	Abort
Sequence	e		Unprotect	Protect	
Bus Write		6	6	4	3
Cycles Req'd					
First Bus	Addr	5555H	5555H	5555H	5555H
Write Cycle	Data	AAH	AAH	AAH	AAH
Second Bus	Addr	2AAAH	2AAAH	2AAAH	2AAAH
Write Cycle	Data	55H	55H	55H	55H
Third Bus	Addr	5555H	5555H	5555H	5555H
Write Cycle	Data	60H	60H	90H	E0H
Fourth Bus	Addr	5555H	5555H	*	
Read/Write Cycle	Data	AAH	AAH	C2H*	
Fifth Bus	Addr	2AAAH	2AAAH		
Write Cycle	Data	55H	55H		
Sixth Bus	Sixth Bus Addr		SA**		
Write Cycle	Data	20H	40H		

Notes:

- 1. Address bit A15 -- A20 = X = Don't care for all address commands except for Program Address(PA) and Sector Address(SA). 5555H and 2AAAH address command codes stand for Hex number starting from A0 to A14.
- 2. Bus operations are defined in Table 2.
- 3. RA = Address of the memory location to be read.
 - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the $\overline{\text{WE}}$ pulse.
 - SA = Address of the sector to be erased. The combination of A16 -- A20 will uniquely select any sector.
- 4. RD = Data read from location RA during read operation.
 - PD = Data to be programmed at location PA. Data is latched on the rising edge of \overline{WE} .
 - SRD = Data read from status register.
 - * Refer to Table 4, Figure 12.
- ** Only the top and the bottom sectors have protect- bit feature. SA = (A20,A19,A18,A17,A16) = 00000B or 11111B is valid.



DEVICE OPERATION

SILICON ID READ

The Silicon ID Read mode allows the reading out of a binary code from the device and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force VID (11.5V~12.5V) on address pin A9. Two identifier bytes may then be sequenced from the device outputs by toggling address A0 from VIL to VIH. All addresses are don't cares except A0 and A1.

The manufacturer and device codes may also be read via the command register, for instances when the MX29L3211 is erased or programmed in a system without access to high voltage on the A9 pin. The command sequence is illustrated in Table 3.

During the "Silicon ID Read" Mode, manufacturer's code (MXIC=C2H) can be read out by setting A0=VIL and device identifier (MX29L3211=F9H) can be read out by setting A0=VIH.

To terminate the operation, it is necessary to write the read/reset command sequence into the CIR.

Table 4. MX29L3211 Silion ID Codes and Verify Sector Protect Code

Туре	A ₂₀	A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁	A _o	Code(HEX)	Q ₇	Q_6	$Q_{_{5}}$	Q_4	Q_3	Q ₂	Q_1	Q ₀
Manufacturer Code	Х	Х	Х	Х	Х	VIL	VIL	C2H*	1	1	0	0	0	0	1	0
MX29L3211 Device Code	Х	Х	Х	Х	Х	VIL	VIH	F9H*	1	1	1	1	1	0	0	1
Verify Sector Protect		Sect	or Add	dress*	**	VIH	VIL	C2H**	1	1	0	0	0	0	1	0

^{*} MX29L3211 Manufacturer Code = C2H, Device Code = F9H when BYTE = VIL MX29L3211 Manufacturer Code = 00C2H, Device Code = 00F9H when BYTE = VIH

^{**} Outputs C2H at protected sector address, 00H at unprotected scetor address.

^{***}Only the top and the bottom sectors have protect-bit feature. Sector address = (A20, A19, A18, A17, A16) = 00000B or 111111B



READ/RESET COMMAND

The read or reset operation is initiated by writing the read/reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the CIR contents are altered by a valid command sequence.

The device will automatically power-up in the read/reset state. In this case, a command sequence is not required for "read operation". Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

The MX29L3211 is accessed like an EPROM. When $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are low and $\overline{\text{WE}}$ is high the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is high. This dual line control gives designers flexibility in preventing bus contention.

Note that the read/reset command is not valid when program or erase is in progress.

PAGE READ

The MX29L3211 offers "fast page mode read" function. The users can take the access time advantage if keeping \overline{CE} , \overline{OE} at low and the same page address (A3~A20 unchanged). Please refer to Figure 5-2 for detailed timing waveform. The system performance could be enhanced by initiating 1 normal read and 7 fast page reads(for word mode A0~A2) or 15 fast page reads(for byte mode altering A-1~A2).

PAGE PROGRAM

To initiate Page Program mode, a three-cycle command sequence is required. There are two "unlock" write cycles. These are followed by writing the page program command-A0H.

Any attempt to write to the device without the three-cycle command sequence will not start the internal Write State Machine (WSM), no data will be written to the device.

After three-cycle command sequence is given, a byte(word) load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Maximum of 128 words of data may be loaded into each page by the same procedure as outlined in the page program section below.

BYTE-WIDE LOAD/WORD-WIDE LOAD

BYTE(word) loads are used to enter the 128 words(256 bytes) of a page to be programmed or the software codes for data protection. A byte(word load) is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE.

Either word-wide load or byte-wide load is determined (BYTE = VIL) or VIH is latched) on the falling edge of the \overline{WE} (or \overline{CE}) during the 3rd command write cycle.

PROGRAM

Any page to be programmed should have the page in the erased state first, i.e. performing sector erase is suggested before page programming can be performed.

The device is programmed on a page basis. If a byte(word) of data within a page is to be changed, data for the entire page can be loaded into the device. Any byte(word) that is not loaded during the programming of its page will be still in the erased state (i.e. FFH). Once the bytes of a page are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte (word) has been loaded into the device, successive byte(word) are entered in the same manner. Each new byte(word) to be programmed must have its high to low transition on $\overline{\text{WE}}$ (or $\overline{\text{CE}}$) within 30us of the low to high transition of $\overline{\text{WE}}$ (or \overline{CE}) of the preceding byte(word). A7 to A20 specify the page address, i.e., the device is page-aligned on 128 word(256 byte)boundary. The page address must be valid during each high to low transition of WE or CE. A-1 to A6 specify the byte address within the page, A0 to



A6 specify the word address within the page. The byte (word) may be loaded in any order; sequential loading is not required. If a high to low transition of \overline{CE} or \overline{WE} is not detected whithin 100us of the last low to high transition, the load period will end and the internal programming period will start. The Auto page program terminates when status on Q7 is '1' at which time the device stays at read status register mode until the CIR contents are altered by a valid command sequence.(Refer to table 3,6 and Figure 1,7,8)

CHIP ERASE

Chip erase is a six-bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command-80H. Two more "unlock" write cycles are then followed by the chip erase command-10H.

Chip erase does not require the user to program the device prior to erase.

The automatic erase begins on the rising edge of the last $\overline{\text{WE}}$ pulse in the command sequence and terminates when the status on Q7 is "1" at which time the device stays at read status register mode. The device remains enabled for read status register mode until the CIR contents are altered by a valid command sequence. (Refer to table 3,6 and Figure 2,7,9)

Table 5. MX29L3211 Sector Address Table
(Word-Wide Mode)

	A20	A19	A18	A17	A16	Address Range[A20,A0]
SA0	0	0	0	0	0	000000H00FFFFH
SA1	0	0	0	0	1	010000H01FFFFH
SA2	0	0	0	1	0	020000H02FFFFH
SA3	0	0	0	1	1	030000H03FFFFH
SA4	0	0	1	0	0	040000H04FFFFH
SA31	1	1	1	1	1	1F0000H1FFFFFH

SECTOR ERASE

Sector erase is a six-bus cycle operation. There are two "unlock" write cycles. These are followed by writing the set-up command-80H. Two more "unlock" write cycles are then followed by the sector erase command-30H. The sector address is latched on the falling edge of \overline{WE} , while the command (data) is latched on the rising edge of \overline{WE} .

Sector erase does not require the user to program the device prior to erase. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins on the rising edge of the last WE pulse in the command sequence and terminates when the status on Q7 is "1" at which time the device stays at read status register mode. The device remains enabled for read status register mode until the CIR contents are altered by a valid command sequence.(Refer to table 3,6 and Figure 3,4,7,9)

ERASE SUSPEND

This command only has meaning while the the WSM is executing SECTOR or CHIP erase operation, and therefore will only be responded to during SECTOR or CHIP erase operation. After this command has been executed, the CIR will initiate the WSM to suspend erase operations, and then return to Read Status Register mode. The WSM will set the Q6 bit to a "1". Once the WSM has reached the Suspend state, the WSM will set the Q7 bit to a "1", At this time, WSM allows the CIR to respond to the Read Array, Read Status Register, Abort and Erase Resume commands only. In this mode, the CIR will not resopnd to any other comands. The WSM will continue to run, idling in the SUSPEND state, regardless of the state of all input control pins.

ERASE RESUME

This command will cause the CIR to clear the suspend state and set the Q6 to a '0', but only if an Erase Suspend command was previously issued. Erase Resume will not have any effect in all other conditions.



READ STATUS REGISTER

The MXIC's 32 Mbit flash family contains a status register which may be read to determine when a program or erase operation is complete, and whether that operation completed successfully. The status register may be read at any time by writing the Read Status command to the CIR. After writing this command, all subsequent read operations output data from the status register until another valid command sequence is written to the CIR. A Read Array command must be written to the CIR to return to the Read Array mode.

The status register bits are output on Q3 - Q7(table 6) whether the device is in the byte-wide (x8) or word-wide (x16) mode for the MX29L3211. In the word-wide mode the upper byte, Q(8:15) is set to 00H during a Read Status command. In the byte-wide mode, Q(8:14) are tri-stated and Q15/A-1 retains the low order address function. Q0-Q1 is set to 0H in either x8 or x16 mode.

It should be noted that the contents of the status register are latched on the falling edge of \overline{OE} or \overline{CE} whichever occurs last in the read cycle. This prevents possible bus errors which might occur if the contents of the status register change while reading the status register. \overline{CE} or \overline{OE} must be toggled with each subsequent status read, or the completion of a program or erase operation will not be evident.

The Status Register is the interface between the microprocessor and the Write State Machine (WSM). When the WSM is active, this register will indicate the status of the WSM, and will also hold the bits indicating whether or not the WSM was successful in performing the desired operation. The WSM sets status bits four through seven and clears bits six and seven, but cannot clear status bits four and five. If Erase fail or Program fail status bit is detected, the Status Register is not cleared until the Clear Status Register command is written. The MX29L3211 automatically outputs Status Register data when read after Chip Erase, Sector Erase, Page Program or Read Status Command write cycle. The default state of the Status Register after powerup and return from deep power-down mode is (Q7, Q6, Q5, Q4) = 1000B. Q3 = 0 or 1 depends on sector-protect status, can not be changed by Clear Status Register Command or Write State Machine.

CLEAR STATUS REGISTER

The Erase fail status bit (Q5) and Program fail status bit (Q4) are set by the write state machine, and can only be reset by the system software. These bits can indicate various failure conditions (see Table 6). By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several pages or erasing multiple blocks in squence). The status register may then be read to determine if an error occurred during that programming or erasure series. This adds flexibility to the way the device may be programmed or erased. Additionally, once the program(erase) fail bit happens, the program (erase) operation can not be performed further. The program(erase) fail bit must be reset by system software before further page program or sector (chip) erase are attempted. To clear the status register, the Clear Status Register command is written to the CIR. Then, any other command may be issued to the CIR. Note again that before a read cycle can be initiated, a Read command must be written to the CIR to specify whether the read data is to come from the Array, Status Register or Silicon ID.



TABLE 6. MX29L3211 STATUS REGISTER

	STATUS	NOTES	Q7	Q6	Q5	Q4	Q3
IN PROGRESS	PROGRAM	1,2, 6	0	0	0	0	0/1
	ERASE	1,3, 6	0	0	0	0	0/1
	SUSPEND (NOT COMPLETE)	1,4, 6	0	1	0	0	0/1
	(COMPLETE)		1	1	0	0	0/1
COMPLETE	PROGRAM	1,2, 6	1	0	0	0	0/1
	ERASE	1,3, 6	1	0	0	0	0/1
FAIL	PROGRAM	1,5, 6	1	0	0	1	0/1
	ERASE	1,5, 6	1	0	1	0	0/1
AFTER CLEARING	G STATUS REGISTER	6	1	0	0	0	0/1

NOTES:

1. Q7: WRITE STATE MACHINE STATUS

1 = READY, 0 = BUSY

Q6 : ERASE SUSPEND STATUS 1 = SUSPEND, 0 = NO SUSPEND

Q5: ERASE FAIL STATUS

1 = FAIL IN ERASE, 0 = SUCCESSFUL ERASE

Q4: PROGRAM FAIL STATUS

1 = FAIL IN PROGRAM, 0 = SUCCESSFUL PROGRAM

Q3: SECTOR-PROTECT STATUS

1 = SECTOR 0 OR/AND 15 PROTECTED

0 = NONE OF SECTOR PROTECTED

Q2 - 0 = RESERVED FOR FUTURE ENHANCEMENTS.

These bits are reserved for future use; mask them out when polling the Status Register.

- 2. PROGRAM STATUS is for the status during Page Programming or Sector Unprotect mode.
- 3. ERASE STATUS is for the status during Sector/Chip Erase or Sector Protection mode.
- 4. SUSPEND STATUS is for both Sector and Chip Erase mode .
- 5. FAIL STATUS bit(Q4 or Q5) is provided during Page Program or Sector/Chip Erase modes respectively.
- 6. Q3 = 0 or1 depends on Sector-Protect Status.



SECTOR PROTECTION

The MX29L3211 features sector protection. This feature will disable both program and erase operations in either the top or the bottom sector (0 or 31). The sector protection feature is enabled using system software by the user(Refer to table 3). The device is shipped with both sectors unprotected. Alternatively, MXIC may protect sectors in the factory prior to shipping the device.

To activate this mode, a six-bus cycle operation is required. There are two 'unlock' write cycles. These are followed by writing the 'set-up' command. Two more 'unlock' write cycles are then followed by the Lock Sector command - 20H. Sector address is latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ of the sixth cycle of the command sequence. The automatic Lock operation begins on the rising edge of the last $\overline{\text{WE}}$ pulse in the command sequence and terminates when the Status on Q7 is '1' at which time the device stays at the read status register mode.

The device remains enabled for read status register mode until the CIR contents are altered by a valid command sequence (Refer to table 3,6 and Figure 10,12).

VERIFY SECTOR PROTECT

To verify the Protect status of the Top and the Bottom sector, operation is initiated by writing Silicon ID read command into the command register. Following the command write, a read cycle from address XXX0H retrieves the Manufacturer code of C2H. A read cycle from XXX1H returns the Device code F9H. A read cycle from appropriate address returns information as to which sectors are protected. To terminate the operation, it is necessary to write the read/reset command sequence into the CIR.

(Refer to table 3,4 and Figure 12)

A few retries are required if Protect status can not be verified successfully after each operation.

SECTOR UNPROTECT

It is also possible to unprotect the sector , same as the first five write command cycles in activating sector protection mode followed by the Unprotect Sector command -40H, the automatic Unprotect operation begins on the rising edge of the last $\overline{\text{WE}}$ pulse in the command sequence and terminates when the Status on Q7 is '1' at which time the device stays at the read status register mode. (Refer to table 3,6 and Figure 11,12)

The device remains enabled for read status register mode until the CIR contents are altered by a valid command sequence.

ABORT MODE

To activate Abort mode, a three-bus cycle operation is required. The E0H command (Refer to table 3) only stops Page program or Sector /Chip erase operation currently in progress and puts the device in Abort mode. So the program or erase operation will not be completed. Since the data in some page/sectors is no longer valid due to an incomplete program or erase operation, the program fail (Q4) or erase fail (Q5)bit will be set.

A read array command MUST be written to bring the device out of the abort state without incurring any wake up latency. Note that once device is brought out, Clear status register mode is required before a program or erase operation can be executed.

DATA PROTECTION

The MX29L3211 is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine in the Read Array mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The device also incorporates several features to prevent inadvertent write cycles resulting from VCC power-up and power-down transitions or system noise.



LOW VCC WRITE INHIBIT

To avoid initiation of a write cycle during VCC power-up and power-down, a write cycle is locked out for VCC less than VLKO(typically 1.8V). If VCC < VLKO, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the VCC level is greater than VLKO. It is the user's responsibility to ensure that the control pins are logically correct to prevent unintentional write when VCC is above VLKO.

WRITE PULSE "GLITCH" PROTECTION

Noise pulses of less than 10ns (typical) on \overline{CE} or \overline{WE} will not initiate a write cycle.

LOGICAL INHIBIT

Writing is inhibited by holding any one of $\overline{OE} = VIL$, $\overline{CE} = VIH$ or WE = VIH. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.



Figure 1. AUTOMATIC PAGE PROGRAM FLOW CHART






Figure 2. AUTOMATIC CHIP ERASE FLOW CHART






Figure 3. AUTOMATIC SECTOR ERASE FLOW CHART







Figure 4. ERASE SUSPEND/ERASE RESUME FLOW CHART





ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

RATING	VALUE
Ambient Operating Temperature	0℃ to 70℃
Storage Temperature	-65℃ to 125℃
Applied Input Voltage	-0.5V to Vcc+0.5V
Applied Output Voltage	-0.5V to Vcc+0.6V
VCC to Ground Potential	-0.5V to 4V
A9	-0.5V to 12.5V

NOTICE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.


NOTICE:

Specifications contained within the following tables are subject to change.


CAPACITANCE TA = 25 ℃, f = 1.0 MHz

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
CIN	Input Capacitance			14	pF	VIN = 0V
COUT	Output Capacitance			16	pF	VOUT = 0V

SWITCHING TEST CIRCUITS



SWITCHING TEST WAVEFORMS





5.1 DC CHARACTERISTICS Vcc = 3.3V ± 10%

SYMBOL	PARAMETER	NOTES	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
IIL	Input Load	1			±1	uA	VCC = VCC Max
	Current						VIN = VCC or GND
ILO	Output Leakage	1			±10	uA	VCC = VCC Max
	Current						VIN = VCC or GND
ISB1	VCC Standby	1		20	50	uA	VCC = VCC Max
	Current(CMOS)						$\overline{\text{CE}} = \text{VCC} \pm 0.2 \text{V}$
ISB2	VCC Standby			1	2	mA	VCC = VCC Max
	Current(TTL)						CE = VIH
ICC1	VCC Read	1		50	80	mA	VCC = VCC Max
	Current						f = 10MHz, $IOUT = 0 mA$
ICC2	VCC Erase	1,2			5	mA	CE = VIH
	Suspend Current						Sector Erase Suspended
ICC3	VCC Program	1		30	60	mA	Program in Progress
	Current						
ICC4	VCC Erase Current	1		30	60	mA	Erase in Progress
VIL	Input Low Voltage	3	-0.3		0.6	V	
VIH	Input High Voltage	4	0.7VC	С	VCC+0.3	V	
VOL	Output Low Voltage				0.45	V	IOL = 2.1mA, Vcc = Vcc Min
VOH	Output High Voltage		2.4			V	IOH = -100uA, Vcc = Vcc Min

NOTES:

- 1. All currents are in RMS unless otherwise noted. Typical values at VCC = 3.3V, T = 25 ℃. These currents are valid for all product versions (package and speeds).
- 2. ICC2 is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of ICC2 and ICC1.
- 3. VIL min. = -1.0V for pulse width is equal to or less than 50ns. VIL min. = -2.0V for pulse width is equal to or less than 20ns.
- 4. VIH max. = VCC + 1.5V for pulse width is equal to or less than 20ns. If VIH is over the specified maximum value, read operation cannot be guaranteed.



AC CHARACTERISTICS -- READ OPERATIONS

		29L3	211-10	29L3211-12				
SYMBOL	DESCRIPTIONS	MIN.	MAX.	MIN.	MAX.	UNIT	CONDITIONS	
tACC	Address to Output Delay		100		120	ns	CE=OE=VIL	
tPA	Page Mode Access Time		50		50	ns	CE= OE = VIL	
tCE	CE to Output Delay		100		120	ns	OE =VIL	
tOE	OE to Output Delay		30		30	ns	CE=VIL	
tDF	OE High to Output Delay	0	20	0	20	ns	CE=VIL	
tOH	Address to Output hold	0		0		ns	CE=OE=VIL	
tBACC	BYTE to Output Delay		100		120	ns	CE= OE=VIL	
tBHZ	BYTE Low to Output in High Z		20		20	ns	CE=VIL	

TEST CONDITIONS:

Input pulse levels: 0.45V/2.4VInput rise and fall times: 5ns

Output load:

Page Speed	Output load(Including scope and jig)			
tPA=50ns	1 TTL gate + 100pF			
tPA=40ns	1 TTL gate + 30pF			

Reference levels for measuring timing: 1.5V

NOTE:

1. tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.



Figure 5-1. NORMAL READ TIMING WAVEFORMS






Figure 5-2. PAGE READ TIMING WAVEFORMS





Figure 6. BYTE TIMING WAVEFORMS





AC CHARACTERISTICS -- WRITE/ERASE/PROGRAM OPERATIONS

		29L321	29L3211-10		29L3211-12	
SYMBOL	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNIT
tWC	Write Cycle Time	120		120		ns
tAS	Address Setup Time	0		0		ns
tAH	Address Hold Time	60		60		ns
tDS	Data Setup Time	50		50		ns
tDH	Data Hold Time	10		10		ns
tOES	Output Enable Setup Time	0		0		ns
tCES	CE Setup Time	0		0		ns
tGHWL	Read Recover TimeBefore Write	0		0		
tCS	CE Setup Time	0		0		ns
tCH	CE Hold Time	0		0		ns
tWP	Write Pulse Width	60		60		ns
tWPH	Write Pulse Width High	40		40		ns
tBALC	Byte(Word) Address Load Cycle	0.3	30	0.3	30	us
tBAL	Byte(Word) Address Load Time	100		100		us
tSRA	Status Register Access Time	120		120		ns
tCESR	CE Setup before S.R. Read	100		100		ns
tVCS	VCC Setup Time	2		2		us



Figure 7. COMMAND WRITE TIMING WAVEFORMS






Figure 8. AUTOMATIC PAGE PROGRAM TIMING WAVEFORMS






Figure 9. AUTOMATIC SECTOR/CHIP ERASE TIMING WAVEFORMS






Figure 10. SECTOR PROTECTION ALGORITHM






Figure 11. SECTOR UNPROTECT ALGORITHM






Figure 12. VERIFY SECTOR PROTECT FLOW CHART








Figure 13. COMMAND WRITE TIMING WAVEFORMS(Alternate CE Controlled)



- 1. BYTE pin is treated as Address pin. All timing specifications for BYTE pin are the same as those for address pin.
- 2. BYTE pin is sampled on the falling edge of WE or CE during the 3rd command write bus cycle; for real world application, BYTE pin should be either static high(word mode) or static low(byte mode).



Figure 14. AUTOMATIC PAGE PROGRAM TIMING WAVEFORM(Alternate CE Controlled)





ERASE AND PROGRAMMING PERFORMANCE

		LIMITS			
PARAMETER	MIN.	TYP.	MAX.	UNITS	
Chip/Sector Erase Time		200	2000	ms	
Page Programming Time		5	500	ms	
Chip Programming Time		80	800	sec	
Byte Program Time		20	2000	us	
Erase/Program Cycles	10,000			Cycles	

LATCHUP CHARACTERISTICS

	MIN.	MAX.
Input Voltage with respect to GND on all pins except I/O pins	-1.0V	6.6V
Input Voltage with respect to GND on all I/O pins	-1.0V	Vcc + 1.0V
Current	-100mA	+100mA
Includes all pins except Vcc. Test conditions: Vcc = 3.3V, one pin at a time.		



ORDERING INFORMATION


PLASTIC PACKAGE

PART NO.	ACCESS TIME	OPERATING CURRENT	STANDBY CURRENT	PACKAGE
	(ns)	MAX.(mA)	MAX.(uA)	
MX29L3211MC-10	100	50	20	44 Pin SOP
MX29L3211TC-10	100	50	20	48 Pin TSOP




PACKAGE INFORMATION

44-PIN PLASTIC SOP





48-PIN PLASTIC TSOP(NORMAL TYPE)







HISTORY STORY

Revision	Description	Page	Date
0.1	Add 48TSOP	P1,2	JAN/19/2000
	Add order information	P34	
	Add package information	P35	
0.2	Del Fast pagemode access time:30ns	P1	MAY/15/2000
	Modify 29L3211-10 tPA:30>50; 29L3211-12 tPA:40>50	P21	
	Add tPA=50ns 1 TTL gate + 100pF; tPA=40ns 1 TTL gate + 30pF	P21	
0.3	To modify Package Information	P35~36	NOV/06/2001



MACRONIX INTERNATIONAL CO., LTD.

HEADQUARTERS:

TEL:+886-3-578-6688 FAX:+886-3-563-2888

EUROPE OFFICE:

TEL:+32-2-456-8020 FAX:+32-2-456-8021

JAPAN OFFICE:

TEL:+81-44-246-9100 FAX:+81-44-246-9105

SINGAPORE OFFICE:

TEL:+65-348-8385 FAX:+65-348-8096

TAIPEI OFFICE:

TEL:+886-2-2509-3300 FAX:+886-2-2509-2200

MACRONIX AMERICA, INC.

TEL:+1-408-453-8088 FAX:+1-408-453-8488

CHICAGO OFFICE:

TEL:+1-847-963-1900 FAX:+1-847-963-1909

http://www.macronix.com